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ABSTRACT 
This report is concerned with the design and evaluation of a 
microprocessor based high speed space-borne pocket switch. Three 
designs, namely a single, three and multiple processor designs, 
are presented. System architectures for these three designs are 
presented. Further, the hardware circuits, and software routines 
required for implementation of the three and multiple processor 
designs are also presented. A bit-slice microprocessor is used. 
This processor has been designed and microprogrammed. Maximum 
throughput has been calculated for all three designs. Qucue 
theoretic models for these three designs have been developed and 
utilized to obtain analytical expressions for the average waiting 
times, overall average response times and average queue sizes. 
From these expressions graphs have been obtained showing thc 
effect on the system performance of a number of design parameters. 
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1. INTRODUCTION 
The purpose o f  t h e  r e s e a r c h , s u p p o r t e d  under t h i s  g r a n t  w a s  
to  e t f l l u a t e  t h e  f e a s i b i l i t y  o f  u s i n g  mic roprocessors  to  c o n t r o l  
s a t e l l i t e - b o r n e  p a c k e t  swi tching.  T h i s  was accomplished by 
d e s i g n i n g  a packe t  s w i t c h  a r c h i t e c t u r e  s u i t a b l e  f o r  mic roprocessor  
c o n t r o l ,  d e s i g n i n g  t h e  p r o c e a s o r ( s )  u s i n g  2900 o e r i e o  components, 
and e v a l u a t i n g  t h e  p a c k e t  swi tch  i n  terms o f  system throughput ,  
d e l a y ,  and queue s i z e s  w i t h i n  t h e  packe t  swi tch .  
T h i s  work assumes t h a t  t h e  packe t  s w i t c h  h a s  N s e r i a l  b i t  
s t reains i n  packe t  form, where N i s  t h e  number o f  u s e r s .  Output  
from t h e  swi tch  i s  accomplished by l o a d i n g  packet -s ized  b u f f e r s  
and t r a n s f e r r i n g  c o n t r o l  to  e x t e r n a l  c i r c u i t r y  to  t r a n s f e r  d a t a  
t o  t h e  channel .  There is one o u t p u t  b u f f e r  p e r  u s e r .  
The f i rs t  packe t  swi tch  a r c h i t e c t u r e  s t u d i e d  u s e s  a s i n g l e  
microprocessor .  I n  doing t h i s  d e s i g n ,  it was found t h a t  t h r e e  
d i s t i n c t  s o f t w a r e  r o u t i n e s  were needed. Under normal c i r cumstances ,  
each packe t  p a s s i n g  through t h e  s w i t c h  must be s e x i c e d  by each 
o f  t h e  t h r e e  r o u t i n e s .  The second d e s i g n  u t i l i z e s  t h r e e  d i s t i n c t .  
p r o c e s s o r s ,  one f o r  each o f  t h e  s o f t w a r e  f u n c t i o n s .  I n  t h e  f i n a l  
d e s i g n  an  a t t e m p t  was made t o  use  m u l t i p l e  p r o c e s s o r s  w i t h i n  each 
o f  t h e  t h r e e  f u n c t i o n s .  However, i t  was found t h a t  t o  minimize 
c o n t e n t i o n  among p r o c e s s o r s ,  one o f  t h e  f u n c t i o n s  must be d i v i d e d  
i n t o  two f u n c t i o n s .  I t  i s  then  p o s s i b l e  t o  u s e  s e v e r a l  p r o c e s s o r s  
f o r  each of t h e  f o u r  f u n c t i o n s .  
Some c o n s i d e r a t i o n  was g ivcn  to  p r o t o c o : ~  t h a t  could  be 
suppor ted  by t h c  packe t  swt ich .  I t  was found t h a t  a f u l l  ARQ 
--- - -- --- - 
. 
I ,  
I 
pro toco l  could no t  be used because of  on-board s t o r a g e  requirements 
on t h e  packet  switch.  Furthermore, it was found t h a t  any pro toco l  
no t  t r anspa ren t  t o  t h e  ewitch r e s u l t e d  i n  s i g n i f i c a n t  performance 
degradat ion due t o  t h e  increased process ing required.  For t h i s  
reason,  no s e r i o u s  cons idera t ion  of  p ro toco l s  waa made wi th  r e s p e c t  
to  t h e  lat ter  two designs .  I 
The header of  each packet  is pro tec ted  by an e r ro r - co r r ec t ing  1 
code f o r  any pro toco l  because, a s  a minimum, t h e  packet  swi tch  I 
must c o r r e c t l y  i d e n t i f y  t h e  d e s t i n a t i o n  of  a packet .  The on-board 
decoding can gene ra l ly  be accomplished by a ROM lmk-up  t a b l e  
because of  t h e  l imi t ed  leng th  of  t h e  header. Any o t h e r  e r r o r  
c o r r e c t i o n  i s  done by t h e  rece iv ing  ground s t a t i o n .  I 
A s i n g l e  f i xed  packet  l eng th  is  requi red  by t h e  packet  switch. 1 
Any o t h e r  scheme r e s u l t s  i n  a s i g n i f i c a n t  i nc rease  i n  both hardware 
and software.  
2. SYSTEM ARCHITECTURES 1 
I 
Because throughput. is of  cr i t ical  importance, s u f f i c i e n t  ! t 
t 
hardware i s  provided such t h a t  t h e  p roces so r ( s )  i s  t h e  l i m i t i n g  
i t e m  i n  system performance. T h i s  premise l e a d s  t o  t h e  following 1 
4 
prope r t i e s  of t h e  proposed system a r c h i t e c t u r e s .  1 1 
1) A l l  da t a  t r a n s f e r s  are done s e r i a l l y .  This  e l imina t e s  j 
i 
t h e  need f o r  processor  s to rage  of  da t a .  I j 
2 )  A l l  i n t e r n a l  serial t r a n s f e r s  are performed and terminated 3 : 
by hardware. This al lows t h e  p roces so r ( s )  t o  i n i t i a t e  a t r a n s f e r  i 4 
and move on t o  t h e  next  t ask .  
3) The p rocessor  is n o t  r e q u i r e d  to  a c c e s s  t h e  d a t a  p o r t i o n  
o f  t h e  p a c k e t s ,  b u t  o n l y  t h e  header .  
The system a r c h i t e c t u r e  f o r  t h e  one and t h r e e  p r o c e s s o r  
d e s i g n s  are e s s e n t i a l l y  i d e n t i c a l .  The s i n g l e  p r o c e s s o r  v e r s i o n  
I is shown i n  F i g u r e  2.1, and t h e  t h r e e  p r o c e s s o r  v e r s i o n  i s  shown 
i n  F igure  2.2. The o p e r a t i o n  of bo th  swi tches  is e x p l a i n e d  by 
. fo l lowing  a packe t  through t h e  system. 
The r o u t i n g  of t h e  u s e r s '  messages beg ins  w i t h  t h e  b u f f e r i n g  
of a l l  incoming packets .  Each i n p u t  l i n e  i s  double  b u f f e r e d .  
Even wi th  double  b u f f e r i n g ,  t h e  p r o c e s s o r  service response  t i m e  
must be s h o r t .  Buf fe r  overf low w i l l  d e s t r o y  p a c k e t s  l e f t  t o o  
long i n  a b u f f e r .  I n  o r d e r  t o  avo id  packe t  losses, a minimum 
o f  p r o c e s s i n g  is done a t  t h e  i n p u t  b u f f e r s .  A s  soon a s  a f u l l  
b u f f e r  is d e t e c t e d ,  t h e  p rocessor  immediately stores t h e  packe t  
i n  temporary s t o r a g e .  T h i s  s t o r a g e  a r e a  is c o n s t r u c t e d  o f  s h i f t  
r e g i s t e r s  a r ranged i n  an  a r r a y .  
Once s t o r e d  i n  t h e  s h i f t  r e g i s t e r  a r r a y ,  each packe t  r e c e i v e s  
a d d i t i o n a l  s e r v i c e .  The i r  headers  a r e  decoded by t h e  p r o c e s s o r  
t o  de termine  each p a c k e t ' s  d e s t i n a t i o n .  The r o u t e d  p a c k e t s  a r e  
a s s igned  to  s o f t w a r e  o u t p u t  queues. U s e  of s o f t w a r e  queues 
e l i m i n a t e s  t h e  need f o r  a d d i t i o n a l  packe t  t r a n s f e r s  r e q u i r e d  
by hardware queues. Each queue corresponds  to  one unique o u t p u t  
b u f f e r  . 
When an o u t p u t  b u f f e r  becomes empty, t h e  p rocessor  a c c e s s e s  
t h e  a s s o c i a t e d  queue f o r  the n e x t  packet  a w a i t i n g  t r a n s m i s s i o n .  
Each queue con ta ins  t h e  l oca t ion  of  each routed packet i n  the 
1 a r r a y  awai t ing t r a n a m i ~ s i o n  to  t h a t  queue ' 6 corresponding output I buffer .  Uuing t h i s  information,  t h e  p r o c e ~ s o r  begins  the t r a n s f e r  
of t h e  queue's o l d e s t  packet  to  t h e  proper  bu f f e r .  Once i n  t h e  
bu f f e r ,  t h e  packet  is then  t r ansmi t t ed  o n t o  t h e  network channel  
i under hardware cont ro l .  
The aoftware requi red  t o  c o n t r o l  t h e  packet  awitch c o n s i s t s  
i of  t h r e e  rout ines:  The inpu t  s e r v i c e  rou t ine ,  t h e  rou t ing  
s e r v i c e  r o u t i n e  and t h e  ou tpu t  s e r v i c e  rou t ine .  
I n  designing t h e  mult i-processor v e r ~ i o n ,  c a r e f u l  cons ide ra t ion  
was given to  e l imina t ing  resource  content ion,  because t h i s  would 
cause  t h e  processors  t o  w a i t  f o r  hardware. One of t h e  more 
s i g n i f i c a n t  changes from t h e  f i r s t  two des igns  is t h a t  t h e  rou t ing  
func t ion  is d iv ided  i n t o  two func t ions ,  s o r t i n g  and rou t ing .  
This  was necessary because otherwise  a l l  r ou t ing  processors  
would i n  general  have t o  access  a l l  ou tpu t  queue lists. The 
func t ion  of t h e  s o r t i n g  processors  i s  p r imar i ly  t o ' a s s i g n  t h e  
packet  t o  a s p e c i f i c  rou t ing  processor ,  depending on t h e  
d e s t i n a t i o n .  Thus, each ou tpu t  queue list is accessed by one 
rou t ing  processor and one ou tpu t  processor.  The genera l  
conf igura t ion  of t h e  mu l t i p l e  processor  packet  switch is shown 
i n  Figure  2.3. 
The f i r s t  func t ion  of t h e  switch is  t o  r ece ive  and t o  store 
each incoming packet.  When a packet  a r r i v e s ,  it is  temporar i ly  
s to rcd  i n  an inpu t  bu f f e r .  An inpu t  bu f f e r  con ta in ing  a newly 
. 
I 
b 
r e c e i v e d  packe t  r e q u e s t s  p r o c e s s o r  service. Dedicated hardware 
p o l l e r s  s e q u e n t i a l l y  scan t h e i r  a s s igned  group of i n p u t  buffers 
I 
s e a r c h i n g  f o r  f u l l  b u f f e r s .  One group o f  i n p u t  b u f f e r s  is  
L 
I a s s i g n e d  to  one I n p u t  P rocessor .  Upon f i n d i n g  a  f u l l  b u f f e r ,  a  
r p o l l i n g  c i r c u i t  s i g n a l s  t h e  I n p u t  P rocessor  it is s e r v i n g .  
Immediately, t h i s  p r o c e s s o r  e s t a b l i s h e s  a d a t a  l i n k  between t h e  
f u l l  b u f f e r  and t h e  S h i f t  R e g i s t e r  Array. I n  o r d e r  t o  se t  up 
t 
t h i s  l i n k ,  t h e  p rocessor  must f i r s t  f i n d  an a v a i l a b l e  d a t a  p a t h  
I 
i n  t h e  p r o c e s s o r ' s  d e d i c a t e d  Inpu t  Swi tching Network. Next, i t h e  p r o c e s s o r  must f i n d  a n  empty l o c a t i o n  i n  t h e  S h i f t  R e g i s t e r  
Array. Once t h e  a d d r e s s  of an  empty l o c a t i o n  i s  f e t c h e d  from 
I 
I 
t h e  Empty S h i f t  R e g i s t e r  L i s t  (ELIST), t h e  p r o c e s s o r  completes  
! t h e  d a t a  l i n k .  The p rocessor  then  i n i t i a t e s  the p a c k e t ' s  serial 
t r a n s f e r  i n t o  t h e  a r r a y .  A s  i n  t h e  p rev ious  sys tems,  t h i s  
I 
I 
t r a n s f e r  is hardware monitored and t e rmina ted ,  a l l a w i n g  t h e  
p rocessor  t o  move on t o  a new t a s k .  
The second f u n c t i o n  of  t h e  swi tch  is  to  sort  each packe t  
i n  t h e  a r r a y  i n t o  groups of  packe t s  t h a t  a r e  d e s t i n e d  f o r  t h e  
same group o f  ground s t a t i o n s .  Each unique group of  s t a t i o n s  
is s e r v i c e d  by one unique Routing Processor .  S h i f t  r e g i s t e r s  
c o n t a i n i n g  newly a r r i v e d  packe t s  s i g n a l  f o r  Packet  S o r t i n g  
Processor  s c r v i c c .  Dedicated hardware p o l l c r s  s c a n  t h e i r  
a s s igncd  group o f  s h i f t  r e g i s t e r s  f o r  new packe t s .  Once n 
p o l l i n g  c i r c u i t  l o c a t e s  a new packe t ,  t h e  S o r t i n g  Processvr  
it is s e r v i n g  i s  n o t i f i e d .  Th i s  p r o c e s s o r  f e t c h e s  t h c  p a c k o t ' s  
hcadcr  and corrects it .  Thc p a c k e t ' s  d e s t i n a t i o n  i s  then  road 
5 
from the header. Using this information, the Sorting Processor 
sends the packet's destination information and array address to 
an input/output port associated with the packet's destination. 
Each different 1/0 port belongs to one unique Packet Routing 
Processor. Any Sorting Processor may access any 1/0 port. 
The Packet Routing Processors carry out the nwitchls third 
function, which is the updating of the Output Queue Lists with 
the addresses of sorted packets. Once an 1/0 port is found to 
contain valid packet routing data, the 110 port polling circuit 
signals the Routing Processor it serves. The Routing Processor 
responds by fetching the 2acket's destination information. 
Using this information, the processor determines to which ground 
station the packet is destined. Packets leave for a ground 
station via an output buffer which corresponds to that'ground 
station. Each output buffer is assigned to only a single ground 
station. In order to route a packet to a particular ground 
station, the Routing Processor must assign the packet to the 
software output queue list which corresponds to the proper 
output buffer. This assignment is made by fetching the packet's 
array address from the 1/0 port and placing it into the proper 
queue list. Each Routing processor controls a unique group 
of output queue lists. A packet is considered routed once its 
array address is placed into one of the N queue lists. 
The fourth and final function of the switch is to transmit 
the routed packets to their final destinations. This job 
belongs to the Output Processors. When an output buffer cmptics 
due to a completed packet transmission, the buffer requests 
processor service. Dedicated hardware pollers sequentially 
scan their own group of output buffers in search of empty 
buffers. When an empty buffer is found by a polling circuit. 
the Output Proce~sor served by this poller is informed. The 
processor then accesses the output queue list belonging to 
the empty buffer. The address of the oldest packet waiting 
for transmission to this destination is fetched from the queue 
list. Next, the processor finds a free data path ia its 
dedicated Output Switching Network. A link is evtablished 
between the shift register containing the packet to be 
transferred and the empty buffer via the free data path. Once 
this link is complete, the packet transfer is initiate? by the 
processor. Automatic hardware controls this serial packet 
transfer. As soon as an output Suffer is loaded, the packet 
is automatically transmitted to the ground station by hardware 
external to the packet switch. Vfiile the internal hardware 
transfer takes place. the Output Processor updates ELIST by 
placing the packet's array address into ELIST. 
3. PERFO!VlANCE EVALUATION 
Performance of the proposed designs were evaluated in 
terms of maximum throughput, avcrage waiting times, overall 
average responsc times and average queue sizes. 
In computing thc througiiputs of the various architectures 
it should bc noted that the processing times are the determining 
f a c t o r .  T h i s  p r o c e s s i n g  t i m e ,  i n  a l l  c a s e e ,  i a  n o t  a f u n c t i o n  
of t h e  packe t  s i z e .  (The d e l a y  encountered  by a packe t  i n  t h e  
system does  depend on packe t  s i z e ) .  Tho r e s u l t s  o f  t h e  
throughput  c a l c u l a t i o n s  a r e  i n  terms o f  packets /sec .  
The one and t h r e e  p r o c e s s o r  a r c h i t e c t u r e s  have an upper 
bound o f  approximate ly  150,000 and 500,000 packets/eec.  
r e s p e c t i v e l y .  These numbers correspond to  a u t i l i z a t i o n  f a c t o r  
of  one ,  and t h u s  are n o t  r e a l i z a b l e  w i t h o u t  t h e o r e t i c a l l y  
i n f i n i t e  d e l a y  and qucue s i z e s .  The throughput  of  t h e  m u l t i p l e  
p rocessor  des ign  depends on t h e  number o f  p rocessors .  A 
7 fundamental l i m i t a t i o n  o f  10  packets /sec .  e x i s t s ,  b u t  i f  10 4 
b i t s / p a c k e t  a r e  pe rmi t t ed  t h i s  r e s u l t s  i n  a system throughput  
w e l l  above p r o j e c t e d  needs. As an example o f  the m u l t i p l e  
p rocessor  c a p a b i l i t y ,  i t  was found t h a t  21 p r o c e s s o r s  a r e  
6 
r e q u i r e d  f o r  an upper bound o f  3x10 packe t s / sec .  provided 
t h e  number of u s e r s  i s  a t  l e a s t  7. T h i s  corresponds  t o  a 
throughput  of 30 Gbi t / sec .  f o r  a 10K packe t  l e n g t h .  
Queueing a n a l y s e s  were performed f o r  a l l  t h r e e  systems.  
It  was g e n e r a l l y  found t h a t  t h e  d c l a y  times were c o n s i d e r a b l y  
less t h a n  t h e  p ropaga t ion  d c l a y  and t h e  i n t e r n a l  qucue s i z e s  
were reasonab le  f o r  u t i l i z a t i o n  f a c t o r s  less than  - 7 .  Graphs 
showing t h e  c f f c c t  o f  t h c  v a r i o u s  d e s i g n  parameters  on t h e  
average  w a i t i n g  times, o v e r a l l  average  rcsponse  t imes  and nvcrage 
qucuc s i z c s  f o r  t h c  t h r c c  proposcd designs have bccn obta ined  
and a r e  found i n  t h e  f i n a l  r e p o r t .  
4. CONCLUSION 
The most significant result of this reaearch is that ryetem 
throughputs sufficient for applications currently being considered 
are obtainable with a processor-controlled packet rwitch. The 
delay timea and queue sizes for much a rwitch are reasonable. 
The technology required for the mwitch i m  currently available 
. and ir military qualified. The production cost of the single 
processor packet switch ir estimated at $500,000. (This does 
not include cost of development). The three proceraor verrion, 
which can support a maximum throughput of 500,000 packets/sec. 
is estimated to have a production coat of under $l,OOO,OOO. For 
the multiple processor system, comt is believed to be proportional 
to throughput, with $1,000,000 for 500,000 packets/sec. being 
the proportionality factor. It should be noted that the design 
and development of efforts required to get any of the packet 
rwitches proposed into the production phase is significant. 
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